

Fig. 1
Prior Art




Fig. 2
Prior Art





Fig. 3A






Fig. 3C




Fig. 3D




Fig. 4A




Fig. 4B


```

ENTITY FXUCHK IS
    PORT(
        S_IN    : IN std_ulogic;
        Q_IN    : IN std_ulogic;
        R_IN    : IN std_ulogic;
        clock    : IN std_ulogic;
        fails    : OUT std_ulogic_vector(0 to 1);
        counts   : OUT std_ulogic_vector(0 to 2);
        harvests : OUT std_ulogic_vector(0 to 1);
    );
4 5 2 { --!! BEGIN
      --!! Design Entity: FXU;

      --!! Inputs
      --!! S_IN    => B.C.S;
4 5 3 { --!! Q_IN    => A.Q;
      --!! R_IN    => R;
      --!! CLOCK   => clock;
      --!! End Inputs

      --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
4 5 4 { --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;

      --!! Count Outputs;
      --!! 0 : <event0> clock;
4 5 5 { --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;

      --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
4 5 6 { --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;

4 5 7 { --!! End;

ARCHITECTURE example of FXUCHK IS
    BEGIN
        ... HDL code for entity body section ...
    END;

```

4 5 0

4 5 1

4 4 0

4 5 8

Fig. 4C





Fig. 4D






Fig. 5A




Fig. 5B




Fig. 6A




Fig. 6B




Fig. 7




Fig. 8A
Prior Art




Fig. 8B
Prior Art

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

8 5 3	{	--!! Embedded FSM : examplefsm;	}	8 5 2	}	8 6 0
8 5 9	{	--!! clock : (fsm_clock);				
8 5 4	{	--!! state_vector : (fsm_state(0 to 2));				
8 5 5	{	--!! states : (S0, S1, S2, S3, S4);				
8 5 6	{	--!! state_encoding : ('000', '001', '010', '011', '100');				
8 5 7	{	--!! arcs : (S0 => S0, S0 => S1, S0 => S2, --!! (S1 => S2, S1 => S3, S2 => S2, --!! (S2 => S3, S3 => S4, S4 => S0);				
8 5 8	{	--!! End FSM;				

END;

Fig. 8C




Fig. 9

Fig. 10A






Fig. 10B




Fig. 10C



Fig. 10D




Fig. 11A

--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs


1163 1165 1161 1162 1164 1166

Fig. 11B

--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs

1171 1172

Fig. 11C



```

ENTITY X IS
    PORT(
        :
        :
        :
    );

    ARCHITECTURE example of X IS
    BEGIN
        .
        .
        .
        .
        ... HDL code for X ...
        .
        .
        .
        .
    END;
END;

```

1220

1221 { Y:Y
PORT MAP(:
:)

1222 { A <=
B <=
C <=

1223 { --!! [count, countname0, clock] <= Y.P; 1230
--!! Q <= Y. [B1.count.count1] AND A; 1232
--!! [fail, failname0, "fail msg"] <= Q XOR B; 1234
--!! [harvest, harvestname0, "harvest msg"] <= B AND C;
END; 1236

Fig. 12B




Fig. 13




Fig. 14




Fig. 15

1600
↙




Fig. 16




Fig. 17